C++, C++ Object Oriented OOP

MATLAB

VHDL Language Xilinx ISE

EDA Tools: Synopsys Design Compiler

Cadence SOC Encounter

Experience in ASIC Digital Design and FPGA

Cadence Virtuoso Tool.

Model SIM.